Autosoft Journal

Online Manuscript Access


Energy Efficient BEC Modified Carry Select Adder Based PTMAC Architecture for Biomedical Processors


Authors



Abstract

Power dissipation is considered as the critical objective in the design of integrated circuits. Concern has increased in the design of adders, which form the basic computational block of any circuit. Research work has been carried out towards the efficient design and performance analysis of Carry Select Adder. Carry Select Adder (CSLA) is used in many data processors to increase the speed of mathematical calculation. The main aim of this paper is to reduce the power by using Binary to Excess-1 Converter, which uses an uncomplicated and proficient gate-level adaptation to reduce the power and area of the Carry Select Adder to a tolerant level. Based on the analysis, the proposed design proves to be better than the Conventional CSLA, BEC Modified Carry Select Adder and the Regular Square Root CSLA. Moreover, the Programmable Truncated Multiplier and Accumulator Circuit architecture designed using the BEC modified CSLA can be used for low power biomedical instrumentation with a need for reticent digital signal processing like ECG fall detection, EEG filtering and others. The BEC modified CSLA has been proven efficient through its implementation in a DSP architecture with the combined benefit of fault tolerant.


Keywords


Pages

Total Pages: 6
Pages: 383-388

DOI
10.1080/10798587.2016.1231881


Manuscript ViewPdf Subscription required to access this document

Obtain access this manuscript in one of the following ways


Already subscribed?

Need information on obtaining a subscription? Personal and institutional subscriptions are available.

Already an author? Have access via email address?


Published

Volume: 23
Issue: 2
Year: 2016

Cite this document


References

Chang, T.-Y., and M.-J. Hsiao. "Carry-Select Adder Using Single Ripple-Carry Adder." Electronics Letters 34.22 (1998): 2101. Crossref. Web. https://doi.org/10.1049/el:19981706

EricClapten, J., E.Konguvel E.Konguvel, and M.Thangamani M.Thangamani. "VLSI Implementation of Low Power Area Efficient Fast Carry Select Adder." International Journal of Computer Applications 115.6 (2015): 5-8. Crossref. Web. https://doi.org/10.5120/20153-2298

de la GuiaSolaz M. Processing 33rd International Convent

De la Guia Solaz, Manuel, Wei Han, and Richard Conway. "A Flexible Low Power DSP With a Programmable Truncated Multiplier." IEEE Transactions on Circuits and Systems I: Regular Papers 59.11 (2012): 2555-2568. Crossref. Web. https://doi.org/10.1109/TCSI.2012.2189059

Devi P. International Journal of Computer Applications (0975—8887)

Fojtik M. IEEE International Solid-State Circuits Conference Digital Techniques Works

Hegde, R., and N.R. Shanbhag. "Soft Digital Signal Processing." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9.6 (2001): 813-823. Crossref. Web. https://doi.org/10.1109/92.974895

Shen-Fu Hsiao, Jun-Hong Zhang Jian, and Ming-Chih Chen. "Low-Cost FIR Filter Designs Based on Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation." IEEE Transactions on Circuits and Systems II: Express Briefs 60.5 (2013): 287-291. Crossref. Web. https://doi.org/10.1109/TCSII.2013.2251958

Kaur, Rajwinder, and Amit Grover. "Different Techniques Used for Carry Select Adder - A Review." International Journal of Computer Applications 116.3 (2015): 1-4. Crossref. Web. https://doi.org/10.5120/20313-2365

Kidambi, S.S., F. El-Guibaly, and A. Antoniou. "Area-Efficient Multipliers for Digital Signal Processing Applications." IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 43.2 (1996): 90-95. Crossref. Web. https://doi.org/10.1109/82.486455

Kim, Youngjoon, and Lee-Sup Kim. "64-Bit Carry-Select Adder with Reduced Area." Electronics Letters 37.10 (2001): 614. Crossref. Web. https://doi.org/10.1049/el:20010430

Mohanty, Basant Kumar, and Sujit Kumar Patel. "Area-Delay-Power Efficient Carry-Select Adder." IEEE Transactions on Circuits and Systems II: Express Briefs 61.6 (2014): 418-422. Crossref. Web. https://doi.org/10.1109/TCSII.2014.2319695

Petra, Nicola et al. "Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error." IEEE Transactions on Circuits and Systems I: Regular Papers 57.6 (2010): 1312-1325. Crossref. Web. https://doi.org/10.1109/TCSI.2009.2033536

Ramkumar, B., and Harish M Kittur. "Low-Power and Area-Efficient Carry Select Adder." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20.2 (2012): 371-375. Crossref. Web. https://doi.org/10.1109/TVLSI.2010.2101621

Byonghyo Shim, S.R. Sridhara, and N.R. Shanbhag. "Reliable Low-Power Digital Signal Processing via Reduced Precision Redundancy." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12.5 (2004): 497-510. Crossref. Web. https://doi.org/10.1109/TVLSI.2004.826201

Singh, Gagandeep, and Chakshu Goel. "Design of Low Power and Efficient Carry Select Adder Using 3-T XOR Gate." Advances in Electronics 2014 (2014): 1-6. Crossref. Web. https://doi.org/10.1155/2014/564613

Singh S. International Journal of Computer Applications (0975—8887)

Whatmough P. IEEE International Solid-State Circuits Conference Digital Techniques Works

JOURNAL INFORMATION


ISSN PRINT: 1079-8587
ISSN ONLINE: 2326-005X
DOI PREFIX: 10.31209
10.1080/10798587 with T&F
IMPACT FACTOR: 0.652 (2017/2018)
Journal: 1995-Present




CONTACT INFORMATION


TSI Press
18015 Bullis Hill
San Antonio, TX 78258 USA
PH: 210 479 1022
FAX: 210 479 1048
EMAIL: tsiepress@gmail.com
WEB: http://www.wacong.org/tsi/