Autosoft Journal

Online Manuscript Access

Medical Development Platform Using ZyCAP-Based Partial Reconfiguration on ZynqSoC



Analysis of medical image is important in many biomedical applications such as abnormality detection, diagnosis, and surgical planning. Especially, edge detection of medical images is essential for segmentation and automatic recognition of the human organs. However, performance of edge detection filter degrades significantly if medical images/videos are corrupted with noises. In this paper, Zynq SoC is used as a medical development platform to implement real-time edge detection of image/video sequences of up to 1080p-resolution. Dynamic partial reconfigurable capability is utilized so that adaptive reconfiguration of partial filter bitstreams is performed according to the detected noise density level in the image/video sequences. Moreover, open source controller, called ZyCAP, is implemented on the proposed platform to further increase the reconfiguration speed through DMA controller, which is connected to high performance port for efficient access to external DRAM memory. We demonstrate that the proposed reconfigurable platform increases the accuracy of edge detection results by adaptive partial reconfiguration and adopted ZyCAP controller enables about 2.2 times faster reconfiguration when compared to Processor Configuration Access Port (PCAP).



Total Pages: 7
Pages: 365-371


Manuscript ViewPdf Subscription required to access this document

Obtain access this manuscript in one of the following ways

Already subscribed?

Need information on obtaining a subscription? Personal and institutional subscriptions are available.

Already an author? Have access via email address?


Volume: 23
Issue: 2
Year: 2016

Cite this document


Bhandari, Sheetal U. et al. "Real Time Video Processing on FPGA Using on the Fly Partial Reconfiguration." 2009 International Conference on Signal Processing Systems (2009): n. pag. Crossref. Web.

Bhandari S.U. Indian Journal of Science and Technology

Duhem, F., F. Muller, and P. Lorenzini. "Reconfiguration Time Overhead on Field Programmable Gate Arrays: Reduction and Cost Model." IET Computers & Digital Techniques 6.2 (2012): 105. Crossref. Web.

Taein Hwang, Hojin Park, and Jinwook Chung. "Personal Mobile A/V Control Point for Home-to-Home Media Streaming." IEEE Transactions on Consumer Electronics 54.1 (2008): 87-92. Crossref. Web.

Kohn C. Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 AP SoC Processor (XAPP1231 v1.1)

Majumdar, Abhinandan, Srihari Cadambi, and Srimat T. Chakradhar. "An Energy-Efficient Heterogeneous System for Embedded Learning and Classification." IEEE Embedded Systems Letters 3.1 (2011): 42-45. Crossref. Web.

Pratt W.K. Digital image processing : PIKS Inside

Vallina F.M. Zynq All Programmable SoC Sobel Filter Implementation Using the Vivado HLS Tool (XAPP890 v1.0)

Vipin, Kizheppatt, and Suhaib A. Fahmy. "ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq." IEEE Embedded Systems Letters 6.3 (2014): 41-44. Crossref. Web.

Wang Y. ICIA

Xilinx PetaLinux Tools Documentation: Reference Guide (UG1144 v2014.4)

Xilinx PetaLinux Tools Documentation: Workflow Tutorial (UG1156 v2014.4)

Xilinx Vivado Design Suite User Guide: Partial Reconfiguration (UG909 v2014.4)

Xilinx Vivado Design Suite: AXI Reference Guide (UG1037 v3.0)

Xilinx Zynq-7000 All Programmable SoC: Embedded Design Tutorial (UG1165 v2015.3)

Xilinx Vivado Design Suite User Guide: High-Level Synthesis (UG902 v2015.4)

Xilinx Zynq-7000 All Programmable SoC Overview (DS190 v1.8)

Xilinx Zynq-7000 All Programmable SoC: Technical Reference Manual (UG585 v1.10)


ISSN PRINT: 1079-8587
ISSN ONLINE: 2326-005X
DOI PREFIX: 10.31209
10.1080/10798587 with T&F
IMPACT FACTOR: 0.652 (2017/2018)
Journal: 1995-Present


TSI Press
18015 Bullis Hill
San Antonio, TX 78258 USA
PH: 210 479 1022
FAX: 210 479 1048